It is currently Sat May 18, 2013 10:07 pm

Large designs

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive, there is no zero.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: Large designs

SPrXCPUIDLFHp

Post by Kalie » Thu Nov 22, 2012 9:11 pm

Just the type of insight we need to fire up the dbaete.

Re: Large designs

Post by Ambrosee » Wed Apr 11, 2012 4:03 am

Well, I am totally agree with your statement, and i am looking forward for tool regarding standard component of L-EDIT.

Re: Large designs

Post by LannyL » Thu Mar 08, 2012 4:23 pm

For complex analog CMOS circuits using any layout tool, the designer must always take care to create a very data-efficient hierarchical design. One problem which must be overcome is the high data transfer time between the layout and the tools required to verify the layout that may be running on computers in a remote facility. The circuit designer can also contribute to this data-efficiency effort if extensive re-use of sub-circuits is possible. If hierarchical layer generation is required, Tanner is developing a tool which will soon be available as a standard component of L-EDIT.

Large designs

Post by praire_ck » Thu Mar 08, 2012 4:18 pm

Does L-EDIT work well with the high data content typical of complex nanoscale analog CMOS designs?

Top

cron

Login Form